



12. What does a "don't care" condition in a K-map indicate?
- It must always be 1
  - It must always be 0
  - It can be used as either 1 or 0 for simplification
  - It is an invalid condition
13. \_\_\_\_\_ combinational circuit is used for code conversion.
- Adder
  - Decoder
  - Encoder
  - Multiplexer
14. \_\_\_\_\_ of the following circuits can store one bit of data.
- Flip-Flop
  - Counter
  - Multiplexer
  - Comparator
15. What is the minimum number of NAND gates required to implement an XOR gate?
- 2
  - 3
  - 4
  - 5
16. \_\_\_\_\_ of the following is a hazard in digital circuits.
- Power dissipation
  - Delay
  - Glitch
  - Fan-out
17. In a Johnson counter with 5 flip-flops, what is the number of unique states?
- 5
  - 10
  - 15
  - 20
18. What is the primary drawback of asynchronous sequential circuits?
- Expensive to implement
  - High power consumption
  - Unpredictable behavior due to race conditions
  - Requires a clock signal
19. What is the function of a ring counter with 4 flip-flops?
- Counts from 0 to 15
  - Shifts data left
  - Cycles through 4 unique states
  - Acts as a binary adder
20. A 4-bit shift register is initially loaded with 1011. After three right shifts, what is the content?
- 0001
  - 0010
  - 0101
  - 1001

KATHMANDU UNIVERSITY  
End Semester Examination  
March, 2024

Level : B.E.  
Year : II  
Time : 2 hrs. 30mins.


21 MAR 2025

Course : EEEG 202  
Semester : I  
F. M. : 40

SECTION "B"  
[4 Q. × 10 = 40 marks]

Attempt *ANY FOUR* questions. Figure in the margin indicates the full marks. Students are required to answer in their own words as far as practicable.

1.
  - a. Determine the even-parity bit generated when the message consists of the ten decimal digits in the 8,4, -2, -1 code. [3]
  - b. A 3-bit sensor (T<sub>2</sub>, T<sub>1</sub>, T<sub>0</sub>) measures temperature from 0°C (000) to 7°C (111). Two outputs are needed: i) Heater (H) activates for temperatures ≤ 2°C ii) Cooler (C) activates for temperatures ≥ 6°C [3]
    - i. Create separate K-maps for H and C
    - ii. Derive simplified expressions for both outputs
  - c. Design a 3-bit odd-parity generator and a checker circuit. [4]
  
2.
  - a. Implement a full subtractor with two half-subtractors and an OR gate. [3]
  - b. Design a combinational circuit that accepts a 3-bit number and generates an output binary equal to the square of the input number. [5]
  - c. Implement the Boolean function:  $F = xyz' + xy' + yz$  using NAND gates. [2]
  
3.
  - a. Design a circuit of a 3-bit priority encoder. [3]
  - b. Implement a Full Adder using a PLA. [4]
  - c. Design a BCD-decimal decoder. [3]
  
4.
  - a. Design a sequential circuit using JK flip-flop for a given state diagram. [5]



- b. Design a register with parallel load using D flip flops. [5]

**P.T.O.**

5.

- a. Design a serial adder using sequential logic to add 4-bit binary number stored in shift register A and shift register B respectively. Store the sum in shift register A. [5]
- b. Construct a Johnson counter with ten timing signals. [3]
- c. Explain the working principle of a demultiplexer? [2]