

KATHMANDU UNIVERSITY

Level: UNG/CE  
Year: II

Second Internal  
Course: EEG 211  
Time: 1 Hrs.

F.M.: 16  
Semester: I

Attempt any 4 Question. [4 x 4 = 16]

- Design a voltage-divider bias network using a BJT having a gain of  $-15V/V$ .  
Hint: Use  $V_{CC} = 10V$ ,  $I_E = 1 mA$ ,  $V_{CE} = \frac{1}{2} V_{CC}$ .
- Sketch the transfer characteristics of an N-channel depletion-type MOSFET with  $I_{DSS} = 12 mA$  and  $V_P = -8V$  for a range of  $V_{GS} = -V_P$  to  $V_{GS} = 1V$ . Explain the construction and working principle of JFET.
- For the network of figure 1. Determine:
  - $I_B$
  - $I_C$
  - $V_E$
  - $V_{CE}$




Figure 1




Figure 2

- Design an emitter-stabilized bias network at  $I_C = \frac{1}{2} I_{C sat}$  and  $V_{CE} = \frac{1}{2} V_{CC}$ . Use  $V_{CC} = 20V$ ,  $I_{C sat} = 10 mA$ ,  $\beta = 120$ , and  $R_C = 4 R_E$ .
- For the network of figure 2.
  - Calculate  $I_B$  and  $I_C$ .
  - Determine  $r_e$ .
  - Determine  $Z_i$  and  $Z_o$ .
  - Find  $A_V$ .